Skip to content

TOSHIBA modules updated #483

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 17 commits into from
Oct 27, 2025
Merged

TOSHIBA modules updated #483

merged 17 commits into from
Oct 27, 2025

Conversation

@Ivanca21
Copy link
Collaborator

@Ivanca21 Ivanca21 commented Oct 7, 2025

No description provided.

esmaniksic
esmaniksic requested changes Oct 22, 2025
View reviewed changes
targets/arm/mikroe/common/include/mcu_definitions/TOSHIBA/TMPM4KLF10AFG/mcu_definitions.h Outdated
Comment on lines 129 to 136
#define SPI0_SCK_PA4_AF1 1
#define SPI0_MOSI_PA3_AF1 1
#define SPI0_MISO_PA2_AF1 1
#define SPI0_MISO_PC3_AF3 1
/* ======== SPI1 ======== */
#define SPI1_SCK_PG6_AF1 1
#define SPI1_MOSI_PG5_AF1 1
#define SPI1_MISO_PG4_AF1 1
Copy link
Contributor

@esmaniksic esmaniksic Oct 22, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Suggested change
#define SPI0_SCK_PA4_AF1 1
#define SPI0_MOSI_PA3_AF1 1
#define SPI0_MISO_PA2_AF1 1
#define SPI0_MISO_PC3_AF3 1
/* ======== SPI1 ======== */
#define SPI1_SCK_PG6_AF1 1
#define SPI1_MOSI_PG5_AF1 1
#define SPI1_MISO_PG4_AF1 1
#define SPI0_SCK_PA4_AF1
#define SPI0_MOSI_PA3_AF1
#define SPI0_MISO_PA2_AF1
#define SPI0_MISO_PC3_AF3
/* ======== SPI1 ======== */
#define SPI1_SCK_PG6_AF1
#define SPI1_MOSI_PG5_AF1
#define SPI1_MISO_PG4_AF1

targets/arm/mikroe/common/include/mcu_definitions/TOSHIBA/TMPM4KLF10AFG/mcu_definitions.h Outdated
Comment on lines 81 to 85
#define I2C0_SCL_PC1_AF4 1
#define I2C0_SDA_PC0_AF4 1
/* ======= I2C1 ======= */
#define I2C1_SCL_PU1_AF3 1
#define I2C1_SDA_PU0_AF3 1
Copy link
Contributor

@esmaniksic esmaniksic Oct 22, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Suggested change
#define I2C0_SCL_PC1_AF4 1
#define I2C0_SDA_PC0_AF4 1
/* ======= I2C1 ======= */
#define I2C1_SCL_PU1_AF3 1
#define I2C1_SDA_PU0_AF3 1
#define I2C0_SCL_PC1_AF4
#define I2C0_SDA_PC0_AF4
/* ======= I2C1 ======= */
#define I2C1_SCL_PU1_AF3
#define I2C1_SDA_PU0_AF3

targets/arm/mikroe/common/include/mcu_definitions/TOSHIBA/TMPM4KLF10AFG/mcu_definitions.h Outdated
Comment on lines 47 to 52



/* ========================================== M4K(2) LQFP64 ========================================== */


Copy link
Contributor

@esmaniksic esmaniksic Oct 22, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Suggested change
/* ========================================== M4K(2) LQFP64 ========================================== */
/* ========================================== M4K(2) LQFP64 ========================================== */

targets/arm/mikroe/common/include/flatten_me.h
@@ -0,0 +1,71 @@
/****************************************************************************
Copy link
Contributor

@esmaniksic esmaniksic Oct 22, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Remove file

targets/arm/mikroe/toshiba/include/tim/hal_ll_tim_pin_map/implementation_1/hal_ll_tim_pin_map.h
#endif
{ HAL_LL_PIN_NC, HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC, HAL_LL_PIN_NC, HAL_LL_PIN_NC }
};

Copy link
Contributor

@esmaniksic esmaniksic Oct 22, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Remove double and triple empty lines and add an empty line at the end (all files!)

targets/arm/mikroe/toshiba/include/uart/hal_ll_uart.h Outdated
Comment on lines 44 to 45


Copy link
Contributor

@esmaniksic esmaniksic Oct 22, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Suggested change

targets/arm/mikroe/common/include/mcu_definitions/TOSHIBA/TMPM4KLF10AFG/mcu_definitions.h Outdated

//EOF IVT_TABLE


Copy link
Contributor

@esmaniksic esmaniksic Oct 22, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Suggested change

targets/arm/mikroe/common/include/mcu_definitions/TOSHIBA/TMPM4KLF10AFG/mcu_definitions.h Outdated


#endif // _MCU_DEFINITIONS_H_
// ------------------------------------------------------------------------- END No newline at end of file
Copy link
Contributor

@esmaniksic esmaniksic Oct 22, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Suggested change
// ------------------------------------------------------------------------- END
// ------------------------------------------------------------------------- END

targets/arm/mikroe/common/include/mcu_definitions/TOSHIBA/TMPM4KLF10AFG/mcu_definitions.h
@@ -0,0 +1,318 @@
/****************************************************************************
Copy link
Contributor

@esmaniksic esmaniksic Oct 22, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Review comments in this file can be applied to all mcu_definition.h files, so edit all of them accordingly.

esmaniksic
esmaniksic requested changes Oct 22, 2025
View reviewed changes
Copy link
Contributor

@esmaniksic esmaniksic left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Initial review

@esmaniksic esmaniksic self-requested a review October 23, 2025 08:52
esmaniksic
esmaniksic requested changes Oct 23, 2025
View reviewed changes
targets/arm/mikroe/common/include/mcu_definitions/TOSHIBA/TMPM4KNFDADFG/mcu_definitions.h
@@ -0,0 +1,358 @@
/****************************************************************************
Copy link
Contributor

@esmaniksic esmaniksic Oct 23, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

File name is missing the extension (.h)

...s/arm/mikroe/toshiba/include/uart/hal_ll_uart_pin_map/implementation_1/hal_ll_uart_pin_map.h Outdated
Comment on lines 76 to 206
/*!< @brief UART pin structure. */
typedef struct {
uint8_t module_index;
hal_ll_pin_name_t pin;
hal_ll_base_addr_t base;
uint8_t af;
} hal_ll_uart_pin_map_t;

/*!< UART TX Pins. */
static const hal_ll_uart_pin_map_t hal_ll_uart_tx_map[] = {
// TODO - Define pin mappings here!
/*!< UART TX Pins. */
static const hal_ll_uart_pin_map_t hal_ll_uart_tx_map[] = {
#ifdef UART_MODULE_0
#ifdef UART0_TX_PC0_FR1
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PC0, HAL_LL_UART0_BASE_ADDRESS, 1 },
#endif
#ifdef UART0_TX_PC1_FR2
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PC1, HAL_LL_UART0_BASE_ADDRESS, 2 },
#endif
#ifdef UART0_TX_PN1_FR2
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PN1, HAL_LL_UART0_BASE_ADDRESS, 2 },
#endif
#ifdef UART0_TX_PN0_FR1
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PN0, HAL_LL_UART0_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_1
#ifdef UART1_TX_PC5_FR2
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PC5, HAL_LL_UART1_BASE_ADDRESS, 2 },
#endif
#ifdef UART1_TX_PC4_FR1
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PC4, HAL_LL_UART1_BASE_ADDRESS, 1 },
#endif
#ifdef UART1_TX_PU6_FR2
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PU6, HAL_LL_UART1_BASE_ADDRESS, 2 },
#endif
#ifdef UART1_TX_PU5_FR1
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PU5, HAL_LL_UART1_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_2
#ifdef UART2_TX_PF1_FR2
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PF1, HAL_LL_UART2_BASE_ADDRESS, 2 },
#endif
#ifdef UART2_TX_PF0_FR1
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PF0, HAL_LL_UART2_BASE_ADDRESS, 1 },
#endif
#ifdef UART2_TX_PU1_FR2
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PU1, HAL_LL_UART2_BASE_ADDRESS, 2 },
#endif
#ifdef UART2_TX_PU0_FR1
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PU0, HAL_LL_UART2_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_3
#ifdef UART3_TX_PF4_FR2
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF4, HAL_LL_UART3_BASE_ADDRESS, 2 },
#endif
#ifdef UART3_TX_PF3_FR1
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF3, HAL_LL_UART3_BASE_ADDRESS, 1 },
#endif
#ifdef UART3_TX_PF7_FR2
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF7, HAL_LL_UART3_BASE_ADDRESS, 2 },
#endif
#ifdef UART3_TX_PF6_FR1
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF6, HAL_LL_UART3_BASE_ADDRESS, 1 },
#endif
#endif

{HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC, HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC}
};
{HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC, HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC}
};

/*!< UART RX Pins. */
static const hal_ll_uart_pin_map_t hal_ll_uart_rx_map[] = {
// TODO - Define pin mappings here!
/*!< UART RX Pins. */
static const hal_ll_uart_pin_map_t hal_ll_uart_rx_map[] = {
#ifdef UART_MODULE_0
#ifdef UART0_RX_PC0_FR2
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PC0, HAL_LL_UART0_BASE_ADDRESS, 2 },
#endif
#ifdef UART0_RX_PC1_FR1
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PC1, HAL_LL_UART0_BASE_ADDRESS, 1 },
#endif
#ifdef UART0_RX_PN0_FR2
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PN0, HAL_LL_UART0_BASE_ADDRESS, 2 },
#endif
#ifdef UART0_RX_PN1_FR1
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PN1, HAL_LL_UART0_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_1
#ifdef UART1_RX_PC4_FR2
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PC4, HAL_LL_UART1_BASE_ADDRESS, 2 },
#endif
#ifdef UART1_RX_PC5_FR1
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PC5, HAL_LL_UART1_BASE_ADDRESS, 1 },
#endif
#ifdef UART1_RX_PU5_FR2
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PU5, HAL_LL_UART1_BASE_ADDRESS, 2 },
#endif
#ifdef UART1_RX_PU6_FR1
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PU6, HAL_LL_UART1_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_2
#ifdef UART2_RX_PF0_FR2
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PF0, HAL_LL_UART2_BASE_ADDRESS, 2 },
#endif
#ifdef UART2_RX_PF1_FR1
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PF1, HAL_LL_UART2_BASE_ADDRESS, 1 },
#endif
#ifdef UART2_RX_PU0_FR2
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PU0, HAL_LL_UART2_BASE_ADDRESS, 2 },
#endif
#ifdef UART2_RX_PU1_FR1
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PU1, HAL_LL_UART2_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_3
#ifdef UART3_RX_PF3_FR2
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF3, HAL_LL_UART3_BASE_ADDRESS, 2 },
#endif
#ifdef UART3_RX_PF4_FR1
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF4, HAL_LL_UART3_BASE_ADDRESS, 1 },
#endif
#ifdef UART3_RX_PF6_FR2
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF6, HAL_LL_UART3_BASE_ADDRESS, 2 },
#endif
#ifdef UART3_RX_PF7_FR1
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF7, HAL_LL_UART3_BASE_ADDRESS, 1 },
#endif
#endif

{HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC, HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC}
};
{HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC, HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC}
};
Copy link
Contributor

@esmaniksic esmaniksic Oct 23, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Suggested change
/*!< @brief UART pin structure. */
typedef struct {
uint8_t module_index;
hal_ll_pin_name_t pin;
hal_ll_base_addr_t base;
uint8_t af;
} hal_ll_uart_pin_map_t;
/*!< UART TX Pins. */
static const hal_ll_uart_pin_map_t hal_ll_uart_tx_map[] = {
// TODO - Define pin mappings here!
/*!< UART TX Pins. */
static const hal_ll_uart_pin_map_t hal_ll_uart_tx_map[] = {
#ifdef UART_MODULE_0
#ifdef UART0_TX_PC0_FR1
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PC0, HAL_LL_UART0_BASE_ADDRESS, 1 },
#endif
#ifdef UART0_TX_PC1_FR2
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PC1, HAL_LL_UART0_BASE_ADDRESS, 2 },
#endif
#ifdef UART0_TX_PN1_FR2
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PN1, HAL_LL_UART0_BASE_ADDRESS, 2 },
#endif
#ifdef UART0_TX_PN0_FR1
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PN0, HAL_LL_UART0_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_1
#ifdef UART1_TX_PC5_FR2
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PC5, HAL_LL_UART1_BASE_ADDRESS, 2 },
#endif
#ifdef UART1_TX_PC4_FR1
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PC4, HAL_LL_UART1_BASE_ADDRESS, 1 },
#endif
#ifdef UART1_TX_PU6_FR2
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PU6, HAL_LL_UART1_BASE_ADDRESS, 2 },
#endif
#ifdef UART1_TX_PU5_FR1
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PU5, HAL_LL_UART1_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_2
#ifdef UART2_TX_PF1_FR2
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PF1, HAL_LL_UART2_BASE_ADDRESS, 2 },
#endif
#ifdef UART2_TX_PF0_FR1
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PF0, HAL_LL_UART2_BASE_ADDRESS, 1 },
#endif
#ifdef UART2_TX_PU1_FR2
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PU1, HAL_LL_UART2_BASE_ADDRESS, 2 },
#endif
#ifdef UART2_TX_PU0_FR1
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PU0, HAL_LL_UART2_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_3
#ifdef UART3_TX_PF4_FR2
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF4, HAL_LL_UART3_BASE_ADDRESS, 2 },
#endif
#ifdef UART3_TX_PF3_FR1
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF3, HAL_LL_UART3_BASE_ADDRESS, 1 },
#endif
#ifdef UART3_TX_PF7_FR2
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF7, HAL_LL_UART3_BASE_ADDRESS, 2 },
#endif
#ifdef UART3_TX_PF6_FR1
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF6, HAL_LL_UART3_BASE_ADDRESS, 1 },
#endif
#endif
{HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC, HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC}
};
{HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC, HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC}
};
/*!< UART RX Pins. */
static const hal_ll_uart_pin_map_t hal_ll_uart_rx_map[] = {
// TODO - Define pin mappings here!
/*!< UART RX Pins. */
static const hal_ll_uart_pin_map_t hal_ll_uart_rx_map[] = {
#ifdef UART_MODULE_0
#ifdef UART0_RX_PC0_FR2
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PC0, HAL_LL_UART0_BASE_ADDRESS, 2 },
#endif
#ifdef UART0_RX_PC1_FR1
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PC1, HAL_LL_UART0_BASE_ADDRESS, 1 },
#endif
#ifdef UART0_RX_PN0_FR2
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PN0, HAL_LL_UART0_BASE_ADDRESS, 2 },
#endif
#ifdef UART0_RX_PN1_FR1
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PN1, HAL_LL_UART0_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_1
#ifdef UART1_RX_PC4_FR2
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PC4, HAL_LL_UART1_BASE_ADDRESS, 2 },
#endif
#ifdef UART1_RX_PC5_FR1
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PC5, HAL_LL_UART1_BASE_ADDRESS, 1 },
#endif
#ifdef UART1_RX_PU5_FR2
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PU5, HAL_LL_UART1_BASE_ADDRESS, 2 },
#endif
#ifdef UART1_RX_PU6_FR1
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PU6, HAL_LL_UART1_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_2
#ifdef UART2_RX_PF0_FR2
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PF0, HAL_LL_UART2_BASE_ADDRESS, 2 },
#endif
#ifdef UART2_RX_PF1_FR1
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PF1, HAL_LL_UART2_BASE_ADDRESS, 1 },
#endif
#ifdef UART2_RX_PU0_FR2
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PU0, HAL_LL_UART2_BASE_ADDRESS, 2 },
#endif
#ifdef UART2_RX_PU1_FR1
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PU1, HAL_LL_UART2_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_3
#ifdef UART3_RX_PF3_FR2
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF3, HAL_LL_UART3_BASE_ADDRESS, 2 },
#endif
#ifdef UART3_RX_PF4_FR1
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF4, HAL_LL_UART3_BASE_ADDRESS, 1 },
#endif
#ifdef UART3_RX_PF6_FR2
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF6, HAL_LL_UART3_BASE_ADDRESS, 2 },
#endif
#ifdef UART3_RX_PF7_FR1
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF7, HAL_LL_UART3_BASE_ADDRESS, 1 },
#endif
#endif
{HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC, HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC}
};
{HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC, HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC}
};
/*!< @brief UART pin structure. */
typedef struct {
uint8_t module_index;
hal_ll_pin_name_t pin;
hal_ll_base_addr_t base;
uint8_t af;
} hal_ll_uart_pin_map_t;
/*!< UART TX Pins. */
static const hal_ll_uart_pin_map_t hal_ll_uart_tx_map[] = {
#ifdef UART_MODULE_0
#ifdef UART0_TX_PC0_FR1
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PC0, HAL_LL_UART0_BASE_ADDRESS, 1 },
#endif
#ifdef UART0_TX_PC1_FR2
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PC1, HAL_LL_UART0_BASE_ADDRESS, 2 },
#endif
#ifdef UART0_TX_PN1_FR2
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PN1, HAL_LL_UART0_BASE_ADDRESS, 2 },
#endif
#ifdef UART0_TX_PN0_FR1
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PN0, HAL_LL_UART0_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_1
#ifdef UART1_TX_PC5_FR2
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PC5, HAL_LL_UART1_BASE_ADDRESS, 2 },
#endif
#ifdef UART1_TX_PC4_FR1
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PC4, HAL_LL_UART1_BASE_ADDRESS, 1 },
#endif
#ifdef UART1_TX_PU6_FR2
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PU6, HAL_LL_UART1_BASE_ADDRESS, 2 },
#endif
#ifdef UART1_TX_PU5_FR1
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PU5, HAL_LL_UART1_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_2
#ifdef UART2_TX_PF1_FR2
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PF1, HAL_LL_UART2_BASE_ADDRESS, 2 },
#endif
#ifdef UART2_TX_PF0_FR1
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PF0, HAL_LL_UART2_BASE_ADDRESS, 1 },
#endif
#ifdef UART2_TX_PU1_FR2
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PU1, HAL_LL_UART2_BASE_ADDRESS, 2 },
#endif
#ifdef UART2_TX_PU0_FR1
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PU0, HAL_LL_UART2_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_3
#ifdef UART3_TX_PF4_FR2
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF4, HAL_LL_UART3_BASE_ADDRESS, 2 },
#endif
#ifdef UART3_TX_PF3_FR1
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF3, HAL_LL_UART3_BASE_ADDRESS, 1 },
#endif
#ifdef UART3_TX_PF7_FR2
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF7, HAL_LL_UART3_BASE_ADDRESS, 2 },
#endif
#ifdef UART3_TX_PF6_FR1
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF6, HAL_LL_UART3_BASE_ADDRESS, 1 },
#endif
#endif
{HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC, HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC}
};
/*!< UART RX Pins. */
static const hal_ll_uart_pin_map_t hal_ll_uart_rx_map[] = {
#ifdef UART_MODULE_0
#ifdef UART0_RX_PC0_FR2
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PC0, HAL_LL_UART0_BASE_ADDRESS, 2 },
#endif
#ifdef UART0_RX_PC1_FR1
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PC1, HAL_LL_UART0_BASE_ADDRESS, 1 },
#endif
#ifdef UART0_RX_PN0_FR2
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PN0, HAL_LL_UART0_BASE_ADDRESS, 2 },
#endif
#ifdef UART0_RX_PN1_FR1
{ hal_ll_uart_module_num(UART_MODULE_0), GPIO_PN1, HAL_LL_UART0_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_1
#ifdef UART1_RX_PC4_FR2
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PC4, HAL_LL_UART1_BASE_ADDRESS, 2 },
#endif
#ifdef UART1_RX_PC5_FR1
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PC5, HAL_LL_UART1_BASE_ADDRESS, 1 },
#endif
#ifdef UART1_RX_PU5_FR2
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PU5, HAL_LL_UART1_BASE_ADDRESS, 2 },
#endif
#ifdef UART1_RX_PU6_FR1
{ hal_ll_uart_module_num(UART_MODULE_1), GPIO_PU6, HAL_LL_UART1_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_2
#ifdef UART2_RX_PF0_FR2
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PF0, HAL_LL_UART2_BASE_ADDRESS, 2 },
#endif
#ifdef UART2_RX_PF1_FR1
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PF1, HAL_LL_UART2_BASE_ADDRESS, 1 },
#endif
#ifdef UART2_RX_PU0_FR2
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PU0, HAL_LL_UART2_BASE_ADDRESS, 2 },
#endif
#ifdef UART2_RX_PU1_FR1
{ hal_ll_uart_module_num(UART_MODULE_2), GPIO_PU1, HAL_LL_UART2_BASE_ADDRESS, 1 },
#endif
#endif
#ifdef UART_MODULE_3
#ifdef UART3_RX_PF3_FR2
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF3, HAL_LL_UART3_BASE_ADDRESS, 2 },
#endif
#ifdef UART3_RX_PF4_FR1
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF4, HAL_LL_UART3_BASE_ADDRESS, 1 },
#endif
#ifdef UART3_RX_PF6_FR2
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF6, HAL_LL_UART3_BASE_ADDRESS, 2 },
#endif
#ifdef UART3_RX_PF7_FR1
{ hal_ll_uart_module_num(UART_MODULE_3), GPIO_PF7, HAL_LL_UART3_BASE_ADDRESS, 1 },
#endif
#endif
{HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC, HAL_LL_MODULE_ERROR, HAL_LL_PIN_NC}
};

targets/arm/mikroe/toshiba/include/uart/hal_ll_uart.h Outdated
Comment on lines 53 to 57
/* CGFSYSMENA bitovi za UART kanale (1 = supply, 0 = stop) */
#define CGFSYSMENA_IPMENA_UART0_BIT 21 /* UART ch0, 1 po resetu */
#define CGFSYSMENA_IPMENA_UART1_BIT 22 /* UART ch1, 0 po resetu */
#define CGFSYSMENA_IPMENA_UART2_BIT 23 /* UART ch2, 0 po resetu */
#define CGFSYSMENA_IPMENA_UART3_BIT 24 /* UART ch3, 0 po resetu */
Copy link
Contributor

@esmaniksic esmaniksic Oct 23, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Comments should only be in English.

Ivanca21 and others added 10 commits October 23, 2025 12:28
@Ivanca21 @esmaniksic
Update targets/arm/mikroe/core/include/hal_ll_core.h
75a2f78 
Co-authored-by: esmaniksic <[email protected]>
@Ivanca21 @esmaniksic
Update targets/arm/mikroe/core/include/hal_ll_core_defines.h
14fdd35 
Co-authored-by: esmaniksic <[email protected]>
@Ivanca21 @esmaniksic
Update targets/arm/mikroe/core/include/hal_ll_core_port.h
95332d6 
Co-authored-by: esmaniksic <[email protected]>
@Ivanca21 @esmaniksic
Update targets/arm/mikroe/core/src/core/implementation_1/hal_ll_core.c
fc0ffe4 
Co-authored-by: esmaniksic <[email protected]>
@Ivanca21 @esmaniksic
Update targets/arm/mikroe/core/src/toshiba/m4/hal_ll_core_port.c
fdb21a9 
Co-authored-by: esmaniksic <[email protected]>
@Ivanca21 @esmaniksic
Update targets/arm/mikroe/core/src/toshiba/m4/hal_ll_core_port.c
2c542fd 
Co-authored-by: esmaniksic <[email protected]>
@Ivanca21 @esmaniksic
Update targets/arm/mikroe/core/src/toshiba/m4/hal_ll_core_port.c
6c8d44a 
Co-authored-by: esmaniksic <[email protected]>
@Ivanca21 @esmaniksic
Update targets/arm/mikroe/toshiba/include/gpio/hal_ll_gpio_constants.h
ffec4b0 
Co-authored-by: esmaniksic <[email protected]>
@Ivanca21
review and mcu_definitions changes
fb45833
@Ivanca21
mcu_definitions clear and uart fix
f7840f4
@esmaniksic esmaniksic merged commit 73ec3fd into new-feature/toshiba-sdk-support Oct 27, 2025
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

@esmaniksic esmaniksic esmaniksic approved these changes

@IvanRuzavin IvanRuzavin Awaiting requested review from IvanRuzavin

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

3 participants

@Ivanca21 @esmaniksic